RISC-V Day Tokyo is part of the Informa Tech Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 3099067.


Kesami Hagiwara
Professor at University of Electro-Communications

Agenda Sessions

  • Implementing 64-bit RISC-V Chip with MMU, L1 and L2 Using Academic Shuttle in Japan