RISC-V Summit is part of the Informa Tech Division of Informa PLC
This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 3099067.
As an engineer working in Western Digital's R&D department I am focused on QEMU and RISC-V enablement. I have previous industry experience working in embedded devices, focused on business facing SoC design and software stacks. As a QEMU maintainer I am interested in improving QEMU's support for RISC-V.