RISC-V Summit is part of the Informa Tech Division of Informa PLC
This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 3099067.
12+ years of experience in In-order and Out of Order processor micro-architecture and cache controller design and FPGA implementation. Experience in HDL based IP core design and FPGA validation. Expertise in design of FPGA based systems integrating processor and peripheral IP.