RISC-V Workshop, Zurich is part of the Informa Tech Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 3099067.


Jhalak Sharma
MS by Research VLSI at IIT Bangalore


Jhalak Sharma has completed graduation in Electronics and Communication Engineering in 2016. Currently, she is pursuing Masters by Research in VLSI, at IIIT-Bangalore since Aug 2018.  Her thesis work is to create a fault injection framework to study the effects of soft errors on FPGA based systems. Soft error rate estimation is a crucial step in VLSI design to attain the required reliability and performance of the system. She is familiar with Verilog, Python, MATLAB and has worked on tools like Vivado, ISE design suite, Cadence and LTSpice.

Agenda Sessions

  • 60 Second Poster Preview Sessions


Speakers at this event