RISC-V Day Tokyo is part of the Informa Tech Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 3099067.

Informa

Polychronis Xekalakis
CPU Architect at Esperanto Technologies

Profile

Polychronis Xekalakis is currently working as a CPU Architect at Esperanto Technologies, building high-performance RISC-V cores. Prior to that, he was a Principal Architect at NVIDIA where he worked on its next generation ARM cores. Before joining NVIDIA, Polychronis was a senior architect at INTEL working on a number of HW/SW co-designed cores. He received his Ph.D. from the University of Edinburgh in 2009.

Polychronis Xekalakis's Network

Agenda Sessions

  • The Esperanto ET-Maxion High Performance Out-of-Order RISC-V Processor

    ,