RISC-V Workshop Taiwan is part of the Informa Tech Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 3099067.

Informa

Ted Speers
Board member | Head of Product Architecture and Planning, Technical Fellow at RISC-V Foundation | Microchip Technology

Profile

Ted Speers is head of product architecture and planning for Microsemi’s SoC Group, where he is responsible for defining its roadmap for low power, secure, reliable FPGAs and SoC FPGAs. He joined Microsemi in 1987 and held roles in process engineering and product engineering before assuming his current role in 2003. He is a Technical Fellow and co-inventor on 35 U.S. patents. Prior to joining Microsemi, he worked at LSI Logic. Ted has a Bachelor of Science in chemical engineering from Cornell.

Agenda Sessions

  • Panel: Opportunities & Challenges in AIoT

    ,
  • Securing a New Golden Age of Computer Architecture

    ,