RISC-V Summit is part of the Informa Tech Division of Informa PLC
This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 3099067.
Steve currently holds the position of Distinguished Engineer/ VP Silicon Development at Netronome, led the development of proven silicon solution for flexible network flow processor and hardware-accelerated server-based networking (NFE-32xx, NFP-4xxx, NFP-5xxx, NFP-6xxx and NFP-38xx). Which as delivered solutions from 20Gbit to greater than 200Gbit.
Prior to joining Netronome, Steve was Principal engineer managing the macro architecture group for Intel’s embedded system team in Hudson Ma, which successfully brought several of Intel’s Network Processor families into production (IXP4xx & IXP28xx), including first SOC, which merge IA and network processing.