RISC-V Summit is part of the Informa Tech Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 3099067.

Informa

Yunsup Lee
CTO at SiFive

Profile

Yunsup is SiFive's Chief Technology Officer and co-founder. Yunsup received his PhD from UC Berkeley, where he co-designed the RISC‑V ISA and the first RISC-V microprocessors with Andrew Waterman, and led the development of the Hwacha decoupled vector-fetch extension. Yunsup also holds an MS in Computer Science from UC Berkeley and a BS in Computer Science and Electrical Engineering from the Korea Advanced Institute of Science and Technology (KAIST).

Agenda Sessions

  • Taking RISC-V into New Markets

    ,
  • Processor IP Showcase with Andes Technology, CHIPS Alliance, Codasip, Shakti Project, SiFive, Syntacore, OpenHW Group

    ,