RISC-V Summit is part of the Informa Tech Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 3099067.


Charlie Su
CTO and SVP of R&D at Andes Technology Corporation


Charlie is the cofounder of Andes. He is in charge of product definition/development and technical marketing. He spent over 12 years in the Silicon Valley with various technical and management positions. He made key contributions to the Sun multi-core multi-threading Ultrasparc T1 and T2, the C-Cube E-series media processors, the MIPS out-of-order R10K, and the Intergraph Clipper VLIW. Before Andes, he led processor development in Faraday Technology as Chief Architect. Charlie obtained his Ph.D. in Computer Science from the University of Illinois at Urbana-Champaign, M.S. in Computer Science from National Tsing-Hua University, and BS EE from National Taiwan University.

Agenda Sessions

  • Andes RISC-V Processor Solutions: From MCU to Datacenters