RISC-V Summit is part of the Informa Tech Division of Informa PLC
This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 3099067.
Colin Schmidt is a 6th year PhD student at UC Berkeley advised by Krste Asanovic. His research focuses on data-parallel accelerators including their ISA design, VLSI implementation, and compiler toolchain support. He has been invloved with RISC-V since he started at Berkeley and has worked on developing non-standard RISC-V extensions including the Hwacha extension. He has taped out several RISC-V based research testchips including Hurricane-1 and 2, focused on fine-grained dynamic voltage frequency scaling in a 28nm FDSOI process. His most recent chip, EAGLE, is an 8 core 8 vector unit chip with three levels of cache hierarchy taking up 25mm^2 in 16nm. Most recently he has been working on increasing re-use in physical design with a new tool from UC Berkeley, Hammer. He is also working on prototyping the RISC-V Vector extension for UC Berkeley testchips, as well as researching possible future extensions to the RISC-V Vector extension.