RISC-V Summit is part of the Informa Tech Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 3099067.

Informa

Hugh Breslin
Design Engineer at Microchip Technology

Profile

Hugh Breslin is an Embedded Design Engineer at Microchip where he focuses on the test and verification of soft RISC-V SoCs. He has developed several CPU verification and benchmarking platforms to test interrupt handling, memory access, and overall CPU functionality. Hugh also has a strong focus on software where he has developed a RISC-V ISA compliance test framework using Microchip’s SoftConsole IDE and the RISC-V ISA Compliance test suite. When he isn’t working, Hugh enjoys volunteering, travel and hobby development projects. Hugh attended The Institute of Technology Tallaght, Dublin where he studied Electronic Engineering.

Agenda Sessions

  • Emerald Sponsor Microchip presents: Getting started with PolarFire SoC

    12:50pm

Speakers at this event