RISC-V Summit is part of the Informa Tech Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 3099067.

Informa

Karthik Wali
Staff Digital Design Engineer at LG Electronics

Profile

Karthik Wali is a Staff Digital Design Engineer at LG Electronics R&D, Santa Clara. Currently, he is working on the design of the RISC-V CPU used in Neural Network Applications. Before that, he was working on the design and system integration of blocks in System Level Cache and Always-On Platform projects. He has 10 years of industrial experience in areas of design and verification of CPU and SoCs. His main area of interest is CPU design. He has completed his Masters in Electrical Engineering at IIT, Chicago. He worked as Senior Design Engineer in Microchip.

Agenda Sessions

  • Scalable, Configurable Neural Network Accelerator Based on RISC-V Core

    3:50pm