RISC-V Summit is part of the Informa Tech Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 3099067.

Informa

Krste Asanovic
Professor | Chief Architect at UC Berkeley | SiFive

Profile

Krste Asanovic is a Professor in the EECS Department at the University of California, Berkeley. He received a BA in the Electrical and Information Sciences Tripos from the University of Cambridge in 1987 and the PhD in Computer Science from UC Berkeley in 1998.  He then joined the faculty at MIT, receiving tenure in 2005.  He returned to join the faculty at Berkeley in 2007, where he co-founded the Berkeley Parallel Computing Laboratory ("Par Lab") and led the ASPIRE Lab.  His main research areas are computer architecture, VLSI design, parallel programming and operating system design. He is currently Director of the Berkeley ADEPT lab tackling the challenge of reducing chip NRE to enable more applications to benefit from custom silicon.  His group created the free and open RISC-V ISA, and he is Chairman of the RISC-V Foundation and co-founded SiFive Inc. to support commercial use of RISC-V processors.  He is also an Associate Director at the Berkeley Wireless Research Center. He received the NSF CAREER award, and is an ACM Distinguished Scientist and an IEEE Fellow.

Agenda Sessions

  • State of the Union

    9:20am
  • Keynote Panel: Opportunity and Risks in Open Source Hardware

    10:25am