RISC-V Summit is part of the Informa Tech Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 3099067.


Matheus Cavalcante
PhD Student at ETH Zurich


I earned a M.Sc. Degree on Integrated Electronic Systems from Grenoble Institute of Technology before moving to Switzerland, where I developed my Master's Thesis on Vector Processors, based on the drafts of RISC-V “V” Extension. Currently I pursue a Ph.D. at ETH Zurich, continuing my effort.

Agenda Sessions

  • Ara 2.0: 64-bit RISC-V Vector Processor in 22nm FD-SOI