RISC-V Summit is part of the Informa Tech Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 3099067.

Informa

Sagar Karandikar
PhD Student, UC Berkeley at UC Berkeley

Profile

Sagar Karandikar is a PhD student in Computer Science at the University of California, Berkeley, focusing in Computer Architecture and Systems. He works in the Berkeley Architecture Research group and the ADEPT and RISE Labs, advised by Krste Asanovic. His research focuses on hardware/software co-design in warehouse-scale machines. He leads the FireSim project, which enables scalable cycle-accurate simulation of hardware designs on FPGAs in the cloud and is a contributor to the MIDAS project. His work on FireSim has been selected as an IEEE Micro Top Pick and nominated for CACM Research Highlights.

Agenda Sessions

  • Chipyard and FireSim: End-to-End Architecture Exploration with RISC-V SoC Generators, FPGA-Accelerated Simulation and Agile Test Chips

    1:00pm