RISC-V Summit is part of the Informa Tech Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 3099067.


Ted Speers
Head of Product Planning for FPGA Business at Microchip Technology Inc.


Ted Speers is a Technical Fellow at Microchip Technology Inc., where he is responsible for defining the roadmap for low power, secure, reliable FPGAs and SoC FPGAs. He joined Microchip subsidiary Microsemi in 1987 and held roles in process engineering and product engineering before assuming his current role in 2003. Ted is a co-inventor on 35 U.S. patents. Prior to joining Microsemi, he worked at LSI Logic. He has a Bachelor of Science in chemical engineering from Cornell University. Ted has been a member of the RISC-V Foundation Board of Directors since its inception in 2016.

Agenda Sessions

  • Open for Business: True Stories of How Far We’ve Come With the RISC-V Ecosystem